

100




FIG. 1A




FIG. 1B




FIG. 2




FIG. 3




FIG. 4

FIG. 5A





FIG. 5B



610

611	612
MAIN OP	SUB OP
MULT	NOP
ADD	MIN/MAX
MIN/MAX	ADD
NOP	MULT

FIG. 6B

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
1	0	0	PS	S*	SX	SY	V/S	SA	DA	Sub-op	1	Pred	PL	Sst	Syt	Rnd	S*	S*	S*	0	SA	DA	ab	0	0																			
da = +/- sx*sy											Nop	0	0	0																														
da = +/- (sx*sy) + sa											Add	0	0	1																														
da = +/- (sx*sa) + sy											Add	0	1	0																														
da = +/- (sx*sy) - sa											Sub	0	1	1																														
da = +/- (sx*sa) - sy											Sub	1	0	0																														
da = min(+/- sx*sy,sa)											Min	1	0	1																														
da = min(+/- sx*sa,sy)											Min	1	1	0																														
da = max(+/- sx*sy,sa)											Max	1	1	1																														

Li
Li
Li
Li
Gx
Gx
Gx

FIG.

FIG. 6C

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20
1	0	0	PS	S*	SX	SY	V/S	SA	DA	0	1	0	Add						
										1	0	0	Sub						
										1	1	0	Min						

da = +/- (mx * sa) + my
da = +/- (mx * sa) - my
da = min(+/- mx * sa, my)

FIG. 6D

20-bit ISA

39	19
0	0
0	1
1	0
1	1

Control # Control
Control # Control
DSP, extensions/Shadow
DSP # DSP

20-bit parallel
20-bit serial
40-bit extended
20-bit serial

DSP instructions

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Multiply	Add	Extremum	Type-match Permute Shift
<p>Control # Control Control # Control DSP, extensions/Shadow DSP # DSP</p> <p>20-bit parallel 20-bit serial 40-bit extended 20-bit serial</p> <p>Control # Control Control # Control DSP, extensions/Shadow DSP # DSP</p>	<p>Control # Control Control # Control DSP, extensions/Shadow DSP # DSP</p> <p>20-bit parallel 20-bit serial 40-bit extended 20-bit serial</p> <p>Control # Control Control # Control DSP, extensions/Shadow DSP # DSP</p>	<p>Control # Control Control # Control DSP, extensions/Shadow DSP # DSP</p> <p>20-bit parallel 20-bit serial 40-bit extended 20-bit serial</p> <p>Control # Control Control # Control DSP, extensions/Shadow DSP # DSP</p>	<p>Control # Control Control # Control DSP, extensions/Shadow DSP # DSP</p> <p>20-bit parallel 20-bit serial 40-bit extended 20-bit serial</p> <p>Control # Control Control # Control DSP, extensions/Shadow DSP # DSP</p>

Control and specifier Extensions

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

0	Prod	PL	Sxt	Syl	Pre	Li	S*	S*	S*	0	SA	DA	abs	0	0
---	------	----	-----	-----	-----	----	----	----	----	---	----	----	-----	---	---

0	Prod	PL	Sxt	Syl	Pre	Li	S*	S*	S*	0	SA	DA	abs	0	0
---	------	----	-----	-----	-----	----	----	----	----	---	----	----	-----	---	---

0	Prod	PL	Sxt	Syl	Pre	Li	S*	S*	S*	0	SA	DA	abs	0	0
---	------	----	-----	-----	-----	----	----	----	----	---	----	----	-----	---	---

0	Prod	PL	Sxt	Syl	Pre	Li	S*	S*	S*	0	SA	DA	abs	0	0
---	------	----	-----	-----	-----	----	----	----	----	---	----	----	-----	---	---

Type/offset/permute extensions

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

Shadow DSP

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

FIG. 6 E

Control Instructions

	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
add.sub	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
max.min	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Shift	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Logic	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
klux	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
mov	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
addi	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
mov2arg	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Ldm	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
stbits	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
bits	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
setbit	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Movl	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Jmp	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Call	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Loop	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Jmpi	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Calli	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Loopl	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Testl	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Testbit	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Andp, orp	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Load	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Store	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
sLoad	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
sStore	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Extended	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Logic2	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
mov-erg	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
C/D	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Parity	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Sim	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Abi	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Neg	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
inv-step	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
& Sel	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Return	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Zero-ac	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
sSync	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Swi	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Hop	L	Pred	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<Bit1, Bits9-8> == UI5 (Shift Amount)

<Bit3, Bits13-10> == UI5 :POS

FIG. 6 F

Extended Control

Bits 13,2 of upper half (39,20)																																	
13	12	11	10	9	8	7	6	5	4	3	2	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
RX				RZ				0		0		0		0		0		0		0		0		0		0		0		0		0	
		RZ						0		0		0		0		0		0		0		0		0		0		0		0		0	
U14 length		RX		RZ				0		0		0		0		0		0		0		0		0		0		0		0		0	
				RZ				0		0		0		0		0		0		0		0		0		0		0		0		0	
RX				RZ				0		0		0		0		0		0		0		0		0		0		0		0		0	
				RZ				0		0		0		0		0		0		0		0		0		0		0		0		0	
U14		length		RX				RZ				0		0		0		0		0		0		0		0		0		0		0	
				RZ				0		0		0		0		0		0		0		0		0		0		0		0		0	
RX				RZ				0		0		0		0		0		0		0		0		0		0		0		0		0	
				RZ				0		0		0		0		0		0		0		0		0		0		0		0		0	
U14		length		RX				RZ				0		0		0		0		0		0		0		0		0		0		0	
				RZ				0		0		0		0		0		0		0		0		0		0		0		0		0	
RX				RZ				0		0		0		0		0		0		0		0		0		0		0		0		0	
				RZ				0		0		0		0		0		0		0		0		0		0		0		0		0	
U14		length		RX				RZ				0		0		0		0		0		0		0		0		0		0		0	
				RZ				0		0		0		0		0		0		0		0		0		0		0		0		0	
RX				RZ				0		0		0		0		0		0		0		0		0		0		0		0		0	
				RZ				0		0		0		0		0		0		0		0		0		0		0		0		0	
U14		length		RX				RZ				0		0		0		0		0		0		0		0		0		0		0	
				RZ				0		0		0		0		0		0		0		0		0		0		0		0		0	
RX				RZ				0		0		0		0		0		0		0		0		0		0		0		0		0	
				RZ				0		0		0		0		0		0		0		0		0		0		0		0		0	
U14		length		RX				RZ				0		0		0		0		0		0		0		0		0		0		0	
				RZ				0		0		0		0		0		0		0		0		0		0		0		0		0	
RX				RZ				0		0		0</																					

FIG. 6C

7.4.4 **7.4.4.4 Parallel Store, Parallel Load DSP Instructions**

[illegible]

6-22-2012-03P Investments

1	2	3	4	5	6
MAR					
0	0	PS-NAME			
0	1	OFF-10-12			
1	0	110110111	ON		

3.24 October: AISC instructions

4	3	2	1	0
---	---	---	---	---

0	10-10-11
1	001-10-11

1-24-1964

1	2	1	0
DATE: 10-1-13			
BY: 1107/1			
1192			

AR

11	50	70	74	77	78	75	74	73	72	71	70	68	66	64	63	62	61	60	59	58	57	56	55	54	53	52	51	50	
Page										91110010										91110010									

50-10748

	A0		A1		T		TA		A00		A000		A0000		A00000	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
9	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
10	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
11	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
12	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
13	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
14	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
15	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
16	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
17	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
18	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
19	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
20	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
21	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
22	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
23	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
24	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
25	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
26	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
27	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
28	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
29	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
30	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
31	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

000000

2	3	1	0	AQ
0	0	0	1	AI
0	0	0	1	T
0	0	0	1	TR
0	0	1	1	APQ
0	0	1	0	ASU
0	1	0	1	PII
0	1	1	1	DM
0	1	0	0	XI
1	0	0	1	XI10
1	0	1	0	XI2
1	0	0	0	XI3
1	1	0	1	XI4
1	1	1	0	XI5
1	1	1	1	XI6

FIG. 6I




FIG. 7




FIG. 8
(PRIOR ART)




FIG. 9
(PRIOR ART)




FIG. 11A

1121 →




FIG. 11B

Exemplary Filter coefficients for Goertzel Filter

frequency	$\cos(2\pi f_1/f_s)$	frequency index
350	31536	0
400	31163	1
425	30958	2
440	30829	3
480	30465	4
540	29863	5
600	29195	6
620	28958	7
660	28462	8
697	27978	9
700	27938	10
770	26955	11
780	26808	12
852	25700	13
900	24916	14
941	24218	15
1020	22802	16
1100	21280	17
1140	20487	18
1209	19072	19
1300	17120	20
1336	16324	21
1380	15332	22
1477	13084	23
1500	12539	24
1620	9634	25
1633	9314	26
1700	7649	27
1740	6644	28
1860	3595	29
1980	514	30
2040	-1029	31
2100	-2570	32
2280	-7147	33
2400	-10125	34
2600	-14875	35
3825	-32457	36

FIG. 11C

Exemplary Call Progress Tones

Frequency1	Frequency2	Call Progress Tone
350	440	ANSI T1.401 dial tone
425	0	Q.35 Dial Tone
440	480	ANSI T1.401 audible ringing
480	620	ANSI T1.401 line busy tone
480	620	ANSI T1.401 Reorder
400	0	Audible ringing
440	0	Dial Tone
440	0	ANSI T1.401 Fast Busy Tone
440	0	Busy Tone

FIG. 11D

A circular stamp from the National Archives and Records Administration. The text "NATIONAL ARCHIVES AND RECORDS ADMINISTRATION" is curved along the top inner edge. The year "1964" is stamped in the center. The text "U.S. DEPARTMENT OF COMMERCE" is curved along the bottom inner edge.




FIG. 11E





FIG. 11F

09938699-010802





FIG. 116

Method for Fax
V.21 Detection





FIG. 11H

FIG. 12






FIG. 13





FIG. 14






FIG 16





FIG. 18

